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 In many Engineering applications, analog circuits present many advantages 
over their digital counterparts and have recently been particularly used in a 
wide range of signal processor circuits. In this paper, an analog non-linear 
function synthesizer is presented based on a polynomial expansion model. 
The proposed function synthesizer model is based on a 10th order 
polynomial approximation of any of the required non-linear functions. The 
polynomial approximations of these functions can then be implemented using 
basic CMOS circuit blocks. The proposed circuit model can simultaneously 
synthesize and generate many different mathematical functions. The circuit 
model is designed and simulated with HSPICE and its performance is 
demonstrated through the simulation of a number of non-linear functions. 
Keyword: 
CMOS Transistors models 
Function synthesizer  
HSPICE Simulation  
Polynomial  model 
Signal processor Copyright © 2014 Institute of Advanced Engineering and Science. 
All rights reserved. 
Corresponding Author: 
Madina Hamiane 
Department of Telecommunication Engineering, 
Ahlia University, 
Gosi Complex, Manama, Bahrain 
Email: mhamiane@ahlia.edu.bh 
 
 
1. INTRODUCTION 
Analog  nonlinear  circuits have many applications, especially  in signal processing, communication,  
instrumentation, neuralnetworks, and medical  equipment.  As a result, a large number of analog signal 
processors have been discussed in the literature. Initially, analog signal processors were designed with the 
use of  passive electronic components such rersistors and simple semiconductor devices such as diodes and 
BJT transistors. With the advant of JFET and MOSFET transistors, the non-linear characteristics of these 
devices have then been exploited in the design of such processors. Many approaches involving the use of 
piecewise-linear function approximations of  non-linear functions have been reported in the literature [1], [2]. 
In this respect,  BJT and BiCMOS transistors have been used to simulate non-linear functions. 
More recently, CMOS analog circuits based on the exponential-law and  the  square-law 
characteristics of a  MOS transistor operating in   strong and weak inversion respectively have been reported 
[3], [4]. These circuit realizations  present some  disadvantages, the two most important being the realization 
of only one function at a time and  their operation in voltage mode  or mixed current and voltage mode. 
However, in current-mode circuits wider signal bandwidths and larger dynamic ranges of operation can be 
obtained as opposed to voltage-mode circuits .  
A number of CMOS current-mode analog processors have been reported in the litearture. However, 
these circuits present many disadvantages such as their realization of only a few functions and only one 
funtion at a time [5]-[7]. In  addition, these circuits are based on piecewise linear approximations of the non-
linear functions.  
CMOS current-mode analog signalsynthesizer has recently been proposed   [7]. The circuit was 
based on a third order Taylor’s series expansions of nonlinear functions which restricted the number of 
functions that can be realized and the accuracy of their realizations.  
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2. MODEL FORMULATION 
In this paper, a CMOS-based circuit model of a current-mode anlog function synthesizer that can 
realize a large number of non-linear functions is presented. The circuit model is based on a 10th-order 
polynomial approximation of any non-linear function and is compatible with the CMOS technology currently 
used in digital signal processing. Another adavantage of the proposed model is the operation of the CMOS 
transistors in the strong inversion region, leading to the possible circuit operation at high frequencies.  Other 
advantages of the proposed circuit model are the simulatneous realization of many nonlinear functions at a 
time that do not need the use of piece linear approximation. In the proposed circuit model, a 10th order 
polynomial of the form given in equation (1) is used to approximate non-linear functioins with a high degree 
of accuracy.  
 
 
݂ ሺݔሻ  ൌ   ܽ଴ ൅ ܽଵݔ ൅ ܽଶݔଶ ൅ ܽଷݔଷ ൅ ܽସݔସ ൅ ܽହݔହ 
 ൅ ܽ଺ݔ଺ ൅ ܽ଻ݔ଻ ൅ ଼ܽݔ଼ ൅ ܽଽݔଽ൅ ܽଵ଴ݔଵ଴   (1) |ݔ|  ൏ 1 
 
 
3. PROPOSED CIRCUIT MODEL 
Equation  (1)  can  be realized by taking the sum of  theweighted  output currents of  a number of 
building blocks that consist of the  traditional class-AB  current mirror  circuit to provide both power-raising and 
amplification of the current input, and adding it to a constant current. One such building block is the squarring 
unit shown in Figure 1. 
 
 
 
 
 
Figure 1. Modified current mirror to provide output currents 
proportional to the square of the  input current 
 
 
The Transisitors T1 and T2 as well as T3 and T4 are assumed to be well matched and Transistorss T1 
through T8 are assumed to have the same value of the transconductance parameter i.e.,  n =  p  and are 
operating in their stauration region. The aspect ratios (W/L) of  transistors T1 – T8 of   Figure 1 are given in 
Table 1.  
 
 
Table 1. Aspect Ratios (W/L) for the transistors of Figure 1 
Transistor  T1 T2 T3 T4 T5 T6 T7 T8
W/L 1/ 1 1/ 1 1/ 1 1/ 1 1/ 1 1/ 1 1/ 1 1/ 1
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With these assumptions, the translinear principle is applied to produce the output current Iout which can be 
then expressed as [7] 
ܫ௢௨௧ ൌ ூ೔೙
మ
଼ூ್   (2) 
 
In order to obtain  another output current proportional to the input current, two additional transistors T9 and 
T10 are added  with aspect ratios 1/2 and 1/1 respectively as shown in Figure 2. 
From this circuit, output currents  of value a1 x  or  a2 x2 , can be obtained by using additional current 
mirrors of different aspect ratio values (W/L) . 
 
 
 
 
Figure 2.  Modified squaring circuit of figure 1 to provide outputcurrents 
 proportional to the input current and its  square. 
 
 
Applying the translinear principle, the normalized output current in Figure 2 will be given by : 
 
ܫଵ  ൌ െ ூ೔೙ଶூ್ orܫଵ  ൌ െ
௫
ଶ  (3) 
 
where x = Iin / Ib  represents the normalized input current. Equation (2) can also be re-written using the 
normalized input current as: 
 
ܫ௢௨௧   ൌ ூ೔೙
మ
଼ூ್ orܫଶ ൌ  
ூ೚ೠ೟
ூ್ ൌ
௫మ
଼  (4) 
 
And in order to obtain a current proportional to x3, the followingrelation is used:  
൫௫ା௫మ൯మ
଼ െ 
൫௫ି௫మ൯మ
଼ ൌ
௫య
ଶ  (5) 
 
The corresponding circuit will therefore requires two modified squaring circuits with inputs 
proportional to the difference and the sum of the input current and its square. The required third order term in 
equation (1) can then be obtained by selecting appropriate values of the aspect ratios (W/L). 
Therefore, and  in order to obtain output currents proportional to even and odd powers of the input 
current, the modified squaring circuit of Figure 2 along with equation (5) are repeatedly used.  Tables 2-a and 
2-b give the details of the inputs that are used to produce output currents proportional to x3 through x10. 
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Table 2-a. Output currents proportional to odd powers of input currents 
Iin 
 
x + x2 
and 
x - x2 
x + x4 
and 
x - x4 
x + x6 
and 
x – x6 
x + x8 
and 
x – x8 
I1 x3/2 x5/2 x7/2 x9/2 
 
 
Table2-b. Output currents proportional to even of input currents 
Iin x x2 x3 x4 x5 
I2 x2/8 x4/8 x6/8 x8/8 x10/8 
 
 
It can therefore be seen that higher-order terms of equation (1) can be obtained by repetitive use of 
the circuit model of Figure 2 without the need for dedicated current multipliers. With this design and the 
addition of a normalized DC current, any nonlinear function can be realized using MOSFET current-mirrors 
with the appropriate aspect ratios (W/L). Figure 3 shows the basic circuit model of the function synthesizer 
where B refers to the squaring circuit model of Figure 2. The circuit shows only outputs proportional to x 
through x6.   
 
 
 
Figure 3. Basic circuit model for the function synthesizer showing outputs proportional                                               
to the first 6 terms of the polynomial expansion 
 
4. SIMULATION RESULTS 
The basic circuit models of Figure 3 was used in the simulation of a number of nonlinear functions. 
The corresponding polynomial expansion coefficients ai, i = 1, … 10 for selected functions are given in 
Tables 3-a and 3-b, and the transistors’aspects ratios were selected accordingly. HSPICE circuit simulation 
environment was used and the simulation was carried out using the BSIM2 level 39 MOSFET transistor 
models with L=0.1μm, bias current Ib=1μA and supply voltages VDD = -VSS = 2V.  For each function 
simulation, the input current was changed from 0 μA to 1μA, and the output currents throughload resistances 
of 1=MΩ was obtained obtained. A DC current source = 1μA wasadded to the output node to represent the 
constant term in equation (1) which equals, according to Tables 3-a and 3-b, either to 1 or zero. 
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Table 3-a. Polynomial expansion coefficients for selected functions 
Function a0 a1 a2 a3 a4 a5 
sin(x) 0 1 0 -1/6 0 1/120 
1
√1 ൅ ݔ
 1 -1/2 3/8 -5/16 35/ 128 -  0.2461 
tanh(x) 0 1 0 -1/3 0 2/15 
ln(1- x) 0 -1 -1/2 -1/3 -1/4 -1/5 
ex 1 1 1/2 1/6 1/24 1/120 
J1(x) 0 1/2 0 -1/16 0 1/384 
I0 (x) 1 0 1/4 0 1/64 0 
ඥ1 െ ݔଶ 1 0 -1/2 0 -1/8 0 
 
 
Table 3-b. Polynomial expansion coefficients for selected functions 
Function a6 a7 a8 a9 a10 
sin(x) 0 -1/5040 0 1/362880 0 
1
√1 ൅ ݔ 0.2256 -0.2095 0.1964 -0.1855 0.1762 
tanh (x) 0 -17/315 0 0.0219 0 
ln(1-x) -1/6 -1/7 -1/8 -1/9 -1/10 
ex 1/720 1/5040 1/40320 1/3628 80 1/3628800 
J1(x) 0 -1/18432 0 1/14745 60 0 
I0 (x) 1/2304 0 1/14745 6 0 1/14745 600 
ඥ1 െ ݔଶ -1/16 0 -5/128 0 -7/256 
 
 
The exact nonlinear functions were calculated and their graphs compared with those of the 
simulated functions as illustrated in Figure 4. Inspection of this figure clearly shows that the simulated results 
are in excellent agreement with the calculated ones. Table 4 shows the range of input current values for 
which the error between corresponding functions is less than 1% which further reflects the accuracy of the 
proposed function synthesizer circuit model.  
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Figure 4. Simulated and calculated functionsfrom Tables 3-a and 3-b 
 
 
Table 4. Range of input current values  
Function sin(x) 
1
√1 ൅ ݔ tanh (x) ln(1-x) e
x J1(x) I0 (x) ඥ1 െ ݔଶ 
Range of  x < 1 A < 0.8 A < 1 A < 0.8 A < 1 A < 1 A < 1 A < 0.9 A 
 
 
5. CONCLUSION  
Design of a simple function synthesizer using MOSFET transistor models available in HSPICE 
simulation environment has been presented. The circuit model was based on approximating any nonlinear 
function with the first 10 terms in its polynomial expansion. The circuit model that realizes any of these 
functions consists of power-factor raising circuits built around a basic current squarer circuit, a weighted 
current amplifier and a dc current source. The proposed synthesizer model can be easily modified to 
implement many functions by proper selection of the transistors’ aspect ratios. The accuracy of the 
synthesized function will be primarily decided by the number of terms used in the power expansion 
approximation and the effects of mismatch between transistors used in practical implementation of the 
required current-mirrors. Expanding further the approximation requires the use of additional similar power- 
raising circuit blocks. HSPICE Simulation of a number of nonlinear functions supported by the evaluation of 
the mean square error between exact and simulated functions values verified the validity of the proposed 
function synthesizer circuit model.  
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